

Title :- 2 BIT LOGIC UNIT

Theory :-

Logic micro operations specify binary operations for strings of bits stored in registers. These operations consider each bit of registers separately and treat them as binary variables. Figure 1 shows one stage of a circuit that generates the four basic logic micro operations. It consists of 4 gates and a multiplexer each of the four logic operations is generated through a gate that performs the required logic. The outputs of the gates are applied to the data inputs of the multiplexer. The two selection inputs S_1 and S_0 choose one of the data inputs of the multiplexers and direct it values to the output.




Figure 1: Schematic of 1-bit Logic Unit


Here in this logical block consists of two sets of such gates i.e. it performs operations on two bits (a_0, b_0) and (a_1, b_1). Then one operation is selected through a dual 4 : 1 Multiplexer by the select inputs s_0 and s_1 generating outputs y_0, y_1 corresponding to bits (a_0, b_0) and (a_1, b_1).

Function Table:-


S1	S0	Y0	Y1
0	0	a_0 AND b_0	a_1 AND b_1
0	1	a_0 OR b_0	a_1 OR b_1
1	0	a_0 XOR b_0	a_1 XOR b_1
1	1	NOT a_0	NOT b_0

Schematic Diagram :-

Circuit for logical operation on 2 bits:



Subcircuit Schematic for 1bit_LogicalUnit:-



Simulation Results :-

Input:-

a[1:0] - 1 0

b[1:0] - 1 1


Output:-

S1	S0	Logic Operation	Y1	Y0
0	0	AND	1	0
0	1	OR	1	1
1	0	XOR	0	1
1	1	NOT	0	1


NGSPICE PLOTS

Input:-


a0 (V1= 0v)




a1 (v2= 5v)



b0 (v3 = 5 v)




b1 (v4= 5v)




Output when $s0 = '0'$ and $s1 = '0'$


$s0$ ($v6 = 0v$)




$s1$ ($v5 = 0v$)



$y0$




$y1$




Output when $s_0 = '1'$ and $s_1 = '0'$


s_0 ($v_6 = 5v$)




s_1 ($v_5 = 0v$)



y_0




y_1




Output when $s_0 = '0'$ and $s_1 = '1'$


s_0 ($v_6 = 0v$)




s_1 ($v_5 = 5v$)



y_0




y_1




Output when s0 = ' 1 ' and s1 = ' 1 '


s0 (v6 = 5v)




s1 (v5 = 5v)



y0




y1




PYTHON PLOTS:-

Input:-


a0 (V1= 0v)




a1 (v2= 5v)



b0 (v3 = 5 v)




b1 (v4= 5v)




Output when $s_0 = '0'$ and $s_1 = '0'$


s_0 ($v_6 = 0$ v)




s_1 ($v_5 = 0$ v)



y_0




y_1




Output when $s_0 = '1'$ and $s_1 = '0'$


s_0 ($v_6 = 5$ v)




s_1 ($v_5 = 0$ v)



y_0




y_1




Output when $s_0 = '0'$ and $s_1 = '1'$


s_0 ($v_6 = 0v$)




s_1 ($v_5 = 5v$)



y_0




y_1




Output when $s_0 = '1'$ and $s_1 = '1'$


s_0 ($v_6 = 5$ v)




s_1 ($v_5 = 5$ v)



y_0



y_1



References:-

- 1) <https://pdfs.semanticscholar.org/16ab/11d6142791a1366e69665849188839128598.pdf>